(34.239.176.54)
[ij] [ij] [ij] 
Email id
 

Journal of Innovation in Electronics and Communication Engineering
Year : 2019, Volume : 9, Issue : 1
First page : ( 34) Last page : ( 37)
Print ISSN : 2249-9946. Online ISSN : 2455-3514.

FPGA Implementation of Digital Data using RSA Algorithm

Rao V Seetha Rama*, Sandeep N, Rao A Rohith, Niharika N

Department of Electronics and Communication Engineering, Sreenidhi Institute of Science and Technology, Hyderabad

*seetharamaraov@sreenidhi.edu.in

Online published on 7 October, 2019.

Abstract

Secured Communication System plays a major role over unsecured Communication channel. So, Security can be achieved Cryptosystem techniques, which is used for network security for data. It mainly describes architecture and modeling developed for RSA Algorithm which is a public key algorithm. The key generation stage aims to generate a pair of public key and private key, and then the private key will be distributed to receiver according to certain key distribution schemes The extension of this project includes the application of RSA algorithm on FFT data. Fast Fourier Transform is the fastest Fourier transform technique adopted in Signal Processing. This Butterfly model can be implemented on any bits of data effectively. FFT can be implemented using Decimation in time and Decimation in frequency. Converting a raw data into discrete in frequency using FFT and then performing Encryption gives more accurate results. This technique is designed by using Verilog HDL with Xilinx 2017.4 version

Top

Keywords

Cryptosystem, FFT, RSA.

Top

  
║ Site map ║ Privacy Policy ║ Copyright ║ Terms & Conditions ║ Page Rank Tool
761,333,253 visitor(s) since 30th May, 2005.
All rights reserved. Site designed and maintained by DIVA ENTERPRISES PVT. LTD..
Note: Please use Internet Explorer (6.0 or above). Some functionalities may not work in other browsers.